【作者】 庞伟区；

【导师】 何怡刚；

【作者基本信息】 湖南大学 ， 电工理论与新技术， 2008， 硕士

【摘要】 随着集成电路设计与加工技术的飞速发展,集成电路复杂程度不断提高,而其尺寸却在不断缩小,超大规模集成电路(VLSI)的测试已经成为一个越来越困难的问题,特别是进入深亚微米工艺以及超高集成度发展阶段以来,通过集成各种IP核,系统级芯片(SOC)的功能越来越强大,但也带来一系列设计和测试问题。测试和可测性设计的理论与技术已经成为VLSI领域中的一个重要研究方向,它们在理论和实践中都有十分突出的价值。本文从集成电路基本测试理论和测试方法开始,逐步深入地对系统级模数混合信号芯片的可测性进行研究。首先,对系统级芯片进行可测性分析,从基本的故障模型开始,对故障的分类、故障模拟、测试生成及其算法等方面进行初步的分析,然后对可测性设计进行深入的研究,包括扫描测试、边界扫描测试、内建自测试和IDDQ测试,并且使用FPGA芯片实现了一个BIST的例子,其包括测试向量发生器、被测内核和特征分析器。通过对被测内核注入故障,然后对正常电路和注入故障后的电路分别进行仿真来说明BIST的正确性和有效性。接着,对混合信号电路测试进行了专门的探讨,通过对模拟电路的仿真策略和混合信号的仿真策略进行比较来说明混合信号电路设计和仿真的困难性,并且对用来描述混合电路设计和仿真的VHDL-AMS语言进行介绍,指出用VHDL-AMS语言来设计的基本流程和VHDL-AMS中扩展的新概念,同时也介绍了混合信号测试总线1149.4标准在VLSI中的应用。本文最后介绍了DSP测试混合信号电路的原理,通过利用DSP测试DAC的具体方案来说明混合电路测试的方法,并且介绍了参与研发的基于DSP的集成电路及PCB板的智能测试仪器的软硬件设计。总之,具有低廉的测试成本、尽可能高的故障覆盖率和高度可靠的混合信号芯片的可测性设计方法将是系统级芯片进一步发展的要求。更多还原

【Abstract】 With the rapid development of IC design and manufacturing technology, the complication of IC is increasing with its size decreasing, and the test of VLSI is becoming a more and more difficult problem. Specially, when entering the deep sub-micron processing technique and ultra high integrated period, vary IP cores are integrated, and the function of SOC is becoming more and more powerful, but it also brings out a series of design and testing problems. The theory and technology of testing and testable design have become an important research direction in VLSI field, and it is much more valuable in theory and practice.This paper starts with the basic testing theory and method, and then gets a more deep research into the testability of system level mixed-signal chip. First, analysis of the system level chip testability is started from the basic fault model, and a primary analysis is made on fault classification, fault simulation, test generation and algorithm. Then a deeper research is made on testability of design, including scan test, boundary scan test, build in self test and IDDQ test. An example is also proposed to demonstrate BIST based on FPGA, including modules of test pattern generator, kernel circuit under test and feature analyzer. To demonstrate the correctness and efficiency of BIST, a fault is injected into a normal circuit, and then a simulation is performed on both the normal circuit and the circuit with fault injection. A special discussion on testing the mixed signal circuit is performed, and a comparison is carried out on the simulation strategy between analog circuit and mixed signal circuit to illustrate the difficulty in designing and simulating the mixed-signal circuit. Also, an introduction to the VHDL-AMS language is made, which is used to describe mixed signal design and its simulation, and the paper is also pointed out the basic design flow using VHDL-AMS and the extended new concept of VHDL-AMS. The application of 1149.4 standard of mixed signal test bus in VLSI is also introduced. Last, the paper introduces the mixed signal test theory based on DSP, and a detailed scheme of testing DAC based on DSP is offered. The paper also presents the hardware and software design of the auto test equipment based on DSP which can be used to test integrated circuit and PCB board.In conclusion, the design method of testability for mixed-signal chip with lower cost, higher fault coverage and higher reliability is the demand of further development of system level chip.更多还原