节点文献

CMOS低压微功耗折叠式共源—共栅运放设计

The Design of CMOS Low-voltage and Micro-consumption Folding Cascode Operational Amplifiers

【作者】 张静

【导师】 成立;

【作者基本信息】 江苏大学 , 电力电子与电力传动, 2010, 硕士

【摘要】 在生物科学和空间技术的研究中,需要集成电路在低电压和弱电流的条件下工作。采用低电源电压供电的模拟电路不但能减少电路的功耗,而且能增强电路的稳定性。因此,研制和生产低功耗甚至微功耗的集成电路是电子工业界的重要课题。从能源角度考虑,低的功率消耗不仅是电池驱动的便携设备的需求,更是大型电子系统的迫切需要。运算放大器作为模拟系统和混合信号系统中最基本的单元,其重要性是众所周知的,其性能的提高使整个系统的性能得到改善。因此,设计低压、微功耗的运算放大器是非常必要的。论文对国内外低电压、低功耗模拟电路的设计方法做了广泛的调查研究,分析了这些技术的工作原理和优缺点,在吸收这些成果的基础上,基于运算放大器的基本原理,对运算放大器的输入、输出以及偏置电路进行介绍。在此基础上,设计了一个电源电压为0.75 V、微功耗、轨对轨的CMOS运算放大器。采用低压折叠式共源一共栅输入级结构,使其具有较大的输出摆幅;在偏置电路设计中,电流镜负载并不采用传统的共源一共栅结构,而是采用适合在低压工况下的宽摆幅共源一共栅结构;通过改变传统基于运放的基准源设计的方法,采用电流镜负载的差分放大器设计了一个基准电流源,为运放提供稳定的偏流和偏压;在设计输出级时,为了获得较高的电源效率,采用前馈式AB类推挽输出结构,能够在低压下实现全摆幅的轨对轨输出;并采用带有调零电阻的密勒补偿技术对运放进行频率补偿。采用标准的上华科技CSMC 0.35μm CMOS工艺参数,对整个运放电路进行了设计,并通过HSPICE软件进行了仿真。仿真结果表明,在0.75 V的电源电压下,所设计的CMOS运放的静态功耗只有3.6μW,开环增益、单位增益带宽和相位裕度分别达到106 dB,360 kHz和68°,各项技术指标都达到了设计要求。

【Abstract】 In the research of biology, integrated circuits must work in low voltage and low static current. The low-voltage analog circuits, on the one hand, can obtain the low power. On the other hand, they can increase the stability of circuits. So it is very important to develop micro power dissipation IC in the electronic industruy.The operational amplifier, as the basic component in an analog system and mixed-signal system, can greatly improve the performance of IC in system level. Therefore, the design of low-voltage and micro power operational amplifier is very necessary.The thesis had done the widespread investigation and study to the domestic and foreign’s technologies of analogy low voltage and low power, and analyzed the principles of work, merts and shortcomings of these technologies, based on the principle of operational amplifier, introduce the schematics of the input, output stage and bias circuits. On this basis, designed a power supply voltage of 0.75 V low voltage micro power and rail-to-rail CMOS operational amplifier. When designing input stage, in order to obtain a large output swing, it used low voltage folded-cascode structure. In the bias circuit design, the current mirror load did not use the traditional standard cascode structure, but used the low voltage, wide-swing cascode structure which was suitable to work in low voltage. In this paper, to change the traditional operational amplifier, based reference source design method, using a current mirror load differential amplifier designed a reference current source, to provide a stable bias current and bias voltage to ensure the stability of the operational amplifier. When designing output stage, in order to obtain higher power efficiency, use of feed-forward class AB push-pull output structure, it was able to achieve full-swing in the low voltage rail-to-rail output. And used the Miller compensate technology with a adjusting zero resistance to compensate the operational amplifier.The circuit design is realized in CSMC 0.35μm CMOS technology and HSPICE simulation. The results indicate that it consumes only 3.6μW, achieves the dc open gain of 106 dB, the unity-gain frequency of 360 kHz and the phase margin of 68°with the same load. All of pre-defined specifications are satisfied with the simulation results.

  • 【网络出版投稿人】 江苏大学
  • 【网络出版年期】2010年 08期
节点文献中: 

本文链接的文献网络图示:

本文的引文网络