【作者】 杨昌勇；

【导师】 王春华；

【作者基本信息】 湖南大学 ， 信息与通信工程， 2009， 硕士

【摘要】 近年来,随着无线通信网络的飞速发展,近十年来,人们对射频前端收发机研究进入白热化的状态。目前国内外提出了许多射频前端收发机结构,如超外差式收发机、零中频收发机、低中频收发机等。射频正交振荡器是射频前端收发机的最重要组成部分,所以对其的研究自然具有重要的意义。在深刻地了解了振荡器在国内外的发展现状,仔细研究了振荡器的相位噪声理论、正交信号产生的原理以及低电压低功耗设计方法的基础上。作者设计了两个新型的正交差分式振荡器,然后利用ADS和Cadence软件对这些电路进行仿真验证和版图设计。本文主要的研究工作如下:1)提出了一种新型的2.4-GHz CMOS正交差分式压控振荡器,在该电路中,两个完全相同的负阻振荡器通过电容进行耦合,从而达到产生正交差分信号的目的。由于是通过电容耦合,因此不会对振荡器引入额外的噪声和功耗,采用CMOS工艺仿真结果表明:电源电压为1.6V,功耗为7.2mW,相位噪声低至-128.4dBc/Hz@1MHz,能够满足零中频接收机苛刻的相位噪声要求。2)提出了一种新型的高频低电压低功耗的正交差分式电容电感压控振荡器,在该电路中,两个完全相同的负阻振荡器是通过二极管耦合来实现产生正交差分信号的目的。其电源电压可以低至0.8V,功耗仅为2mW,相位噪声为-111.4dBc/Hz@1MHz。该电路能够满足超宽带频率合成器的性能要求,可应用于超宽带频率合成器。3)本文提出的电路由ADS软件仿真,采用TSMC 0.18μm CMOS工艺,并利用Candence软件进行版图设计和后仿真,验证了电路的可行性。更多还原

【Abstract】 In recent years, with the rapid development of wireless correspondence network, the research to the radio frequency transceiver enters the superheating condition. At present, many radio frequency transceiver structures are proposed in domestic & foreign area, like superheterodyne transceiver, zero-intermediate frequency transceiver, low-intermediate frequency transceiver and so on. The radio frequency quadrature oscillator is the most important constituent of radio frequency transceiver, therefore we will have the vital significance to research on it. In the foundation of profoundly understanding the present development situation of the oscillator in domestic and foreign area, carefully studying the oscillator phase noise theory、principle that quadrature signal produces as well as low voltage & low power loss design method, the author designs two new quadrature difficult oscillators, with the characteristic of low phase noise, low voltage & low power loss,then uses ADS and Cadence to carry on the simulation confirmation and layout design for these circuits. The main research work of this article is as follow:1) In the proposed new 2.4-GHz CMOS quadrature difficult Voltage-controlled oscillator, two identical negative-resistance oscillators are coupled to each other via two capacitors in such a way that quadrature differential signals are generated. Since capacitor is used as coupling device, the proposed circuit has the advantage that no extra noise sources and power consumption are introduced to the circuit in the coupling process. Simulation results are presented for circuits designed with CMOS technology. The simulation result indicates: the circuit draws 7.2 mW from a 1.6-V supply. It can satisfy the harsh phase noise request of zero-intermediate frequency receiver if the phase noise lowers to - 128.4dBc/Hz@1MHz.2) Proposes one kind of new high frequency,low voltage & low power comsuption quadrature difficult LC Voltage-controlled oscillator, in this proposed circuit, two identical negative-resistance oscillators are coupled to each other via diode, in such a way that quadrature differential signals are generated . Its voltage supply may lower to 0.8V, the power consumption is only 2mW, and the phase noise is - 111.4dBc/Hz@1MHz, this proposed circuit can be applied in the ultra-wide band frequency synthesizer, which can satisfy the performance requirement of the ultra-wide band frequency synthesizer. 3) The proposed circuits are simulated in TSMC RF CMOS 0.18μm technology by ADS2006, and Cadence is applied to the layout design and post-layout simulation, which confirms the feasibility of proposed circuit.更多还原