节点文献

基于全数字锁相环的时间数字转换器的研究

Research on Adpll-Basedtime Digital Converter

【作者】 豆卫敏

【导师】 颜志英;

【作者基本信息】 浙江工业大学 , 计算机应用技术, 2009, 硕士

【摘要】 TDC(Time Digital Converter,TDC)是一种时间测量的常用电路,主要计算参考信号到事件发生的时间及两个脉冲间的时间间隔,将时间的间隔直接转化为高精度的数字值,并实现数字输出。目前已被广泛应用于电子领域,如用于全数字锁相环ADPLL中,提高其测试器件和信号的时间特性。近几年,最受关注的TDC是使用高速CMOS数字电路的结构,主要原因是被测试信号能实现较高的时间精度。对TDC精确度进行研究,将有利于TDC的应用和质量保证。本论文旨在研究时间数字转换器的精度,根据一种全数字锁相环电路中时间数字转换器的结构和性能,提出了TDC的设计方法。采用EDA软件,将电路图绘制出来,引入千分尺自较正算法,通过VHDL语言对TDC电路信号进行编码。最后通过测试电路,得出仿真结果,达到对TDC精确度的准确测量。本文的主要工作和成果如下:1.设计出TDC模块的电路构成;在PSPICE软件工具下,通过引入基本触发器,放大器等器件,建立了顶层TDC模型,为进一步分析TDC精确度打下了基础。通过仿真,分析了温度电流电压对数字信号传输延迟的影响。2.研究TDC核心结构;在HSPICE软件工具下,通过将触发器门电路进行剖析,由程序设计实现每个器件的漏源栅极,以及线路长度等底层参数,设计各种主要器件的不同传输性能。得到CMOS下电压电流以及器件线路的部局对直接延迟的具体影响,确定了这些因素的优先等级,测得在CMOS下时间延迟的线性趋势。3.根据全数字锁相环中的TDC性能,在深入研究现有TDC的优缺点的基础上,引入了一种实现信号自纠正的算法一千分尺算法。在TDC的仿真过程中,建立分析上的自纠正方案,通过对改进后的固定矢量进行仿真研究,验证了该方案的合理性与可行性。4.对本文自顶向下的工作进行了详细解析,针对软件硬件基础和开发流程,做了更为层次化的介绍。在对本文研究的总结的同时,也对今后的研究工作作出分析与展望。

【Abstract】 TDC (Time Digital Converter, TDC) is the common measurement of the time circuit, its main function is to calculate the main reference signal to the incident and the time interval between pulses, and digital output.The interval of time will directly translate into high-precision digital value and achieve digital signals. TDC has been widely used in electronics, often used in the field of electronic testing (for example: DPLL,ADPLL)to improve their test devices and signal characteristics of the time. In recent years, the TDC is most concerned about the use of high-speed digital CMOS circuit structure, mainly due to be test signals to achieve a higher accuracy of the time. TDC on the accuracy of research will be beneficial to the application of TDC and quality assurance.This paper aims to study the time-to-digital converter’s accuracy, according to an all-digital phase locked loop circuit in time-to-digital converter on the structure and performance, the TDC design method. Using the EDA software to draw circuit diagrams,and the fastest logic-level regenerative timing algorithm through the VHDL language of the TDC circuit encoded signal. Finally, design the test circuit and get the simulation results obtained to TDC for the accuracy of the measurement accuracy. The main work and achievements are as follows:1. Design of the TDC module circuit; Using PSPICE software tools, through the introduction of the basic flip-flops, amplifiers, and other devices, design a top-level model of TDC, make the foundation for the further analysis of the accuracy. Make the circuit simulation, analysis of the temperature of the current and voltage digital signal transmission delay.2. Study on the structure of the TDC core; Using the HSPICE software tools, through the gate circuit to analyze the flip-flop by programming the devices to achieve each of the gate leakage source, as well as the length of the line, and other parameters of the underlying design of the main devices of different transmission capability. Get the specific impact to the delay from the voltage-current and the the bureau of the department of the device line to determine the priority level, measured the time delay under the CMOS linear trend.3. According to the TDC’s performance in ADPLL, study in-depth of the strengths and weaknesses of the existing TDC on the basis of a self-correcting algorithm. Based on the establishment of the correct analysis of the program,through improve the fixed vector for TDC simulation, prove the rationality and feasibility of the research.4. This article on the work of top-down analysis in detail, the basis for software and hardware development process, the introduction of a more level. In this paper, sum at the same time the research analysis and prospects in the future.

节点文献中: 

本文链接的文献网络图示:

本文的引文网络