节点文献

视频采集与传输FPGA实现技术的研究

Implementation of Video Capture and Transmission Based on FPGA

【作者】 常彬

【导师】 刘剑飞;

【作者基本信息】 河北工业大学 , 通信与信息系统, 2007, 硕士

【摘要】 FPGA技术是图像处理领域的一个重要的研究课题,近年来倍受人们的关注。本文研究了视频信号的采集、显示以及通过网络进行传输的方法。并提出了一套基于FPGA的实现方案。系统可以分为采集控制模块、显示控制模块和网络传输控制模块3部分。视频信号的采集用到了视频处理芯片SAA7113,通过FPGA对其初始化,可以得到经过A/D转换的YUV格式视频信号,利用采集控制模块可以将这些视频信号保存到SRAM中去。显示控制模块读出SRAM中的视频信号,进行YUV格式到RGB格式的转换以及帧频变换等操作,再利用VGA显示芯片THS8134就可以将采集到的视频信号在LCD上显示出来。基于IEEE802.3协议的网络传输控制模块将YUV格式的视频信号进行添加报头、CRC校验码等操作后,将其变成一个MAC帧,可以在以太网络中传输。设计选用硬件描述语言Verilog HDL,在开发工具QuartusII中完成软核的综合、布局布线、汇编,并最终在QuartusII和Active-HDL中进行时序仿真验证。对设计的验证采取的是由里及外的方式,先对系统主模块的功能进行验证,再模拟外部器件对设计的接口进行验证。验证流程是功能仿真、时序仿真、板级调试,最终通过了系统测试,验证了该设计的功能。

【Abstract】 The way how to do video frequency and how to transfers the video signals are discussed in this dissertation. A whole system which contains video frequency, display in LCD, transferred through network is designed based on FPGA.The system has three modules: video capture controller, VGA congtroller and MAC controller. SAA7113 is used to do the video process. After initialized by FPGA, SAA7113 can output video signals which are in YUV format. Then those video signals in YUV format be send to SRAM by video capture controller. VGA controller read the video signals from SRAM and converts them to RGB format before the frequency conversion. Then the video signals in RGB format will be displayed on a LCD by THS8134. MAC controller designed based on IEEE802.3 protocol read the signals in YUV format as well. After being added header and CRC, the signals became as MAC frame. The MAC frame can be transferred through the Ethernet.While designing the system, it is very important that how to divide and define each module and how to coordinate and interconnect these modules. Method of Top-down is also apply to design. As for the interconnection of each module, the interface signal is defined to communicate between them, and the internal timing of the module is control1ed by states machine. When constructing the code, it should be attention to hardware resource spending and concurrent executable ability of the Verilog Language to make the design close to the hardware working way, so it could match a high speed with a low hardware spending to satisfy the demand of the cost, performance and practicability.

【关键词】 FPGAVerilog HDL视频采集以太网
【Key words】 FPGAVerilog HDLvideo captureEthernet
  • 【分类号】TN791;TN919.8
  • 【被引频次】5
  • 【下载频次】433
节点文献中: 

本文链接的文献网络图示:

本文的引文网络