节点文献

基于SOPC技术的雷达信号采集处理传输

The Sampling Processing Transmission of Radar Signal Based on SOPC Technology

【作者】 黄建松

【导师】 陈钟荣;

【作者基本信息】 南京信息工程大学 , 大气遥感科学与技术, 2008, 硕士

【摘要】 雷达信号的采集处理传输一般由FPGA、DSP、PCI联合实现。FPGA对中频数字信号进行预处理,DSP高速处理单元则完成复杂算法。整个系统通过PCI接口与工控机构成主从工作方式,实现数据的传输和存储。这样的系统架构继承了软件无线电的思想,具有较好的整体性能,但是功耗较大。本文针对野外探测的实际特点,提出了基于SOPC技术的解决方案。将信号采集、处理和传输在单片高性能FPGA上实现,简化了电路结构设计,降低了系统功耗。详细介绍了SOPC技术的实现方案和设计方法,阐述了Xilinx公司SOPC技术开发环境、设计工具以及应用流程。重点讨论了系统总体硬件结构,分析了各部分电路实现原理。在此基础上,本文详细介绍了基于SOPC技术的嵌入式微处理器硬件设计具体过程。利用BSB向导工具构造一个包含Ethernet、RS232、GPIO IP核的基础系统。然后将DDC用户定制IP核挂接到OPB总线,导入基础系统。进行IP参数配置,约束文件修改,生成硬件位流,完成整个系统的微处理器硬件设计。文章最后介绍了系统软件开发环境和程序流程,讨论了系统测试验证方法,提出了需要进一步深入研究的方向。

【Abstract】 Radar signal sampling, processing and transmission generally implement by FPGA, DSP and PCI joint structure. FPGA executes the pretreatment IF digital signal, and the DSP high-speed processing unit completes complex algorithm. The overall system works as master/slave mode with an industry personal computer through the PCI interface, which carries out the data transmission and storage. Such system architecture inherited the idea of radio software has good overall performance, but consumes much power.In this paper, considering the actual characteristics of the wild detection, a solution based on the SOPC technology is proposed. Signal sampling, processing and transmission are realized in one high-performance single-chip FPGA, which simplifies the circuit design and reduces the system power consumption. This paper introduces in detail the SOPC technology realization scheme and design method, describes the SOPC technology development environment, design tools and application processes provided by Xilinx Company and discusses the entire hardware structure of the system and all parts of the circuit realization principle. On this basis, the paper presents the embedded microprocessor hardware design specific process based on SOPC technology. A basic system including Ethernet, RS232, GPIO IP cores is constructed utilizing the BSB wizard tool. Then DDC customized IP core is attached to the OPB bus, importing to the basic system. We carry on IP parameter modification, editor the UCF file, and generate hardware bit stream to complete the system’s microprocessor hardware design. In conclusion, the paper introduces the system software development environment, gives the procedures flow of the system, discusses the test method and proposes the research direction in the further.

【关键词】 嵌入式系统SOPC技术MicroBlazeEDK
【Key words】 Embedded systemSOPC technologyMicroBlazeEDK
  • 【分类号】P415.2
  • 【被引频次】3
  • 【下载频次】302
节点文献中: 

本文链接的文献网络图示:

本文的引文网络