节点文献

DTV信道接收芯片中的总控制实现以及面向综合和测试的设计

【作者】 沙曼

【导师】 王匡;

【作者基本信息】 浙江大学 , 通信与信息系统, 2004, 硕士

【摘要】 数字高清晰度电视(Digital HDTV)作为第三代电视标准,已成为当今世界高技术竞争的焦点,对世界的政治、经济和文化将产生巨大而深远的影响。它的推出将蕴涵巨大的市场潜力。系统的核心芯片直接体现了标准的含义,具有最高的科技含量,无论从市场角度的保护还是从产业经济利益的保护来看,能够配套设计和生产具有自主知识产权的核心芯片非常重要。 电子产品的巨大需求市场不断推动着集成电路产业的飞速发展。作为集成电路产业的基础,几十年来半导体工艺技术得到了迅速提高。随着超深亚微米工艺成为半导体业界的主流加工工艺,日渐细微的器件尺寸以及不断膨胀的设计规模和复杂度引起了一系列严峻的问题,给ASIC设计带来了巨大的挑战,迫切要求在前端设计时就开始考虑综合、验证和测试的需要。 本文着重于有线视频广播传输系统中信道解码芯片的控制部分的基本原理及其在专用集成电路芯片(ASIC)上的具体实现。同时,结合实际介绍了芯片的设计验证及可测试性策略,最后提出了面向综合和测试的前端设计思想,并做了有益尝试。 本文第一章绪论首先概述了数字高清晰度电视,引入了数字高清晰度电视信道解码芯片的基本概念。然后对专用集成电路(ASIC)设计的发展、设计流程及将来的设计趋势——SOC的设计技术做了简单介绍。 第二章着重阐述总控制模块的前端设计策略及实现,从外部和内部两个方面分别分析了对芯片进行控制的几种方法,着重阐述了DTV芯片中的I~2C接口和EMCU的结构及其设计。 第三章的主要内容是保证芯片的正确性的主要方法:要在设计阶段进行充分验证,在制造阶段进行充分测试。本章介绍了各种主流验证测试方法,着重叙述了DTV芯片中功能验证的平台结构设计和存储器内建式自测试(BIST)的具体实现。 第四章结合资料和自己的实际经验,针对ASIC芯片,提出了面向综合和测试的设计思想和技巧。 本文的主要贡献在于针对DTV信道接收芯片的特点,对总体架构、控制机制进行了恰当的规划、设计,并给出了其具体的实现。另外,本文结合各种资料和实际经验,放眼于一般的芯片设计,提出了一些面向综合和测试的设计方法和技巧。

【Abstract】 Digital High Definition Television (Digital HDTV), as the third era Television Standard, has become the focus of contest in the countries all over the world. It will affect the world’s politics, economy and culture greatly. The core chip of system, which implies The Standard directly, has the most greatest technology value. It is very important to design and produce core chips provided with independent intelligence property both for marketing and financial reasons.Growing market demand drives IC industry increasing ceaselessly. With the deep sub-micron process being mainstream technique in semiconductor production, the shrinking scale and the expanding size & complexity bring about a series of severe problems, which poses a great challenge on ASIC (Application Specific Integrated Circuits) design. We must consider synthesis and test requirements in the early time of front-end design.This paper focuses on principles of the controller in DTV (Digital Television) channel receiving chip and its realization in ASIC. After that, it introduces strategies of designing for verification & test, and put forward some design skills at the same time.In this paper, the first chapter gives an overview of HDTV, and then talks about the technology involved in ASIC. The second chapter focuses on the strategy and realization of controller in DTV chip. After analyzing the methods of controlling chips in both outward and inward ways, it describes I2C (Inter IC BUS) interface and EMCU (Embedded Microcontroller Unit) thoroughly. The third chapter gives proper means of getting valid chip: sufficient verification in design phase and full test in manufacture phase. It discusses the architecture of testbench in functional verification of DTV chip and detailed accounts realization of memory BIST (Build In Self Test) method. The fourth chapter combines references and my own experience; brings forward some skills of design for synthesis, verification and test in early front-end design phase.The main contributions of this paper are proposing the architecture and controlling method, as well as implementing it in ASIC of DTV system. Especially that it brings forward strategies and skills of design for synthesis, verification and test in early front-end design phase by references and practical experience.

【关键词】 HDTVASICSOCI2CMCUBlSTDFT
【Key words】 HDTVASICSOCI2CMCUBISTDFT
  • 【网络出版投稿人】 浙江大学
  • 【网络出版年期】2004年 03期
  • 【分类号】TN943
  • 【下载频次】105
节点文献中: 

本文链接的文献网络图示:

本文的引文网络